

Appl. No. 10/707,703
Amdt. dated July 10, 2005
Reply to Office action of May 18, 2005

AMENDMENT OF THE CLAIMS

1. (currently amended) A high density read-only memory (ROM) cell installed on a silicon substrate for storing data, comprising:
 - 5 a ~~first~~ drain doped region being of a second conductive type installed on the silicon substrate;
 - a plurality of first heavily doped regions being of a first conductive type installed in the ~~first~~ drain doped region;
 - a ~~second~~ source doped region being of the second conductive type installed on the
 - 10 silicon substrate; and
 - a gate installed on the surface of the silicon substrate and adjacent to the ~~first~~ drain doped region and the ~~second~~ source doped region[.];
 - wherein each of the plurality of heavily doped regions and the drain doped region form a diode.
- 15 2. (original) The ROM cell of claim 1 installed in a doped well being of the first conductive type on the silicon substrate.
3. (original) The ROM cell of claim 1 wherein the first conductive type is P-type, and
- 20 the second conductive type is N-type.
4. (original) The ROM cell of claim 1 wherein the first conductive type is N-type, and the second conductive type is P-type.
- 25 5. (cancelled)
6. (previously presented) A high density ROM cell installed on a silicon substrate for storing data, comprising:

Appl. No. 10/707,703
Amdt. dated July 10, 2005
Reply to Office action of May 18, 2005

- a plurality of drain doped regions being of a second conductive type installed on the silicon substrate;
- a source doped region being of the second conductive type installed on the silicon substrate; and
- 5 a gate installed on the surface of the silicon substrate and adjacent to the plurality of drain doped regions and the source doped region, the gate having at least one extension structure respectively located between one of the plurality of drain doped regions and another drain doped region so that a plurality of drain signals respectively passing through the plurality of drain doped
- 10 regions do not interfere with each other.
7. (previously presented) The ROM cell of claim 6 installed in a doped well being of a first conductive type on the silicon substrate.
- 15 8. (original) The ROM cell of claim 7 wherein the first conductive type is P-type, and the second conductive type is N-type.
9. (original) The ROM cell of claim 7 wherein the first conductive type is N-type, and the second conductive type is P-type.
- 20 10. (original) The ROM cell of claim 6 wherein the second conductive type is N-type.
11. (original) The ROM cell of claim 6 wherein the second conductive type is P-type.
- 25 12. (cancelled)